SOJO UNIVERSITY
Research Achievements Database
Japanese
Search Page
>
Search Result List
> Yamaji Takafumi
(Last updated : 2024-01-30 14:14:06)
Yamaji Takafumi
Department / Course
FACULTY OF COMPUTER AND INFORMATIONSCIENCES Department of Computer and Information Sciences
Job
Achievement
Book and thesis
Academic conference presentation
Academic background
Business career
Present specialized field
Acquisition patent
Book and thesis
1.
2020/09
Papers
A study of Noise and Occupied Area of Poly-Phase Circuit The IEICE Transaction on Fundamentals of Electronics, Communications and Computer Sciences,pp.201-209 (Co-authored)
2.
2013/05
Papers
All-Digital Background Calibration Technique for Time-Interleaved ADC Using Pseudo Aliasing Signal IEEE Transaction On Circuits and Systems I: Regular Papers 60 (5),pp.1113-1121 (Co-authored)
3.
2011/10
Papers
Harmonic Signal Rejection Schemes of Polyphase Downconverters IEEE Transaction On Circuits and Systems I: Regular Papers 58 (10),pp.2308-2317 (Co-authored)
4.
2010/02
Papers
A Direct Conversion Receiver Adopting Balanced Three-Phase Analog System E93-A (2),pp.367-374 (Co-authored)
5.
2008/06
Papers
55-mW, 1.2-V, 12-bit, 100-MSPS Pipeline ADCs for Wireless Receivers E91-C (6),pp.887-893 (Co-authored)
Display All(21)
Academic conference presentation
1.
2019/08/22
A Study on Noise and Occupied Area of Poly-phase Circuits (The 32nd Workshop on Circuits and Systems)
2.
2018/03/13
A proposal of an analog poly-phase integrator with complex coefficient
3.
2012/06
A -70dBm-sensitivity 522Mbps 0.19nJ/bit-TX 0.43nJ/bit-RX transceiver for TransferJet
TM
SoC in 65nm CMOS (Symposium on VLSI Circuits)
4.
2012/05
All-digital background calibration for time-interleaved ADC (IEEE International Symposium on Circuits and Systems (ISCAS))
5.
2011/02
A 570 fsrms integrated-jitter ring-VCO-based 1.21GHz PLL with hybrid loop (IEEE International Solid-State Circuits Conference (ISSCC))
Display All(21)
Academic background
1.
2004/03/25
Degree Acquisition
Graduate School, Division of Information Systems Kyushu University Doctor of engineering (Electron device/Electronic equipment)
2.
1988/04~1990/03
Master Graduate School, Division of Engineering Kyushu University Finished
3.
1984/04~1988/03
Faculty of Engineering Kyushu University Graduated
Business career
1.
2016/04/01 ~
SOJO UNIVERSITY FACULTY OF COMPUTER AND INFORMATIONSCIENCES Department of Computer and Information Sciences
2.
1990/04 ~ 2016/03
Toshiba Corp.
3.
2017/04/01 ~
Graduate School of Engineering /(DC)Division of Applied Information Sciences
4.
2017/04/01 ~
Graduate School of Engineering /Division of Applied Information Sciences
Present specialized field
Electron device and electronic equipment, Communication and network engineering, Control and system engineering
Acquisition patent
1.
2016/03/08
Radio apparatus (USP 9,281,830)
2.
2015/08/04
Fractional frequency dividing circuit and transmitter (USP 9,099,959)
3.
2015/03/31
Semiconductor device and receiver (USP 8,994,436)
4.
2015/02/15
Radio apparatus (USP 8,958,767)
5.
2014/02/25
Time error estimating device, error correction device and A/D converter (USP 8,659,454)
Display All(39)